凯发

Speaker-Lei Liao

Lei Liao
Wuhan University, China

Lei Liao is currently a professor at Department of Physics, and deputydirector in Center of Nanoscience and Nanotechnology, Wuhan University, wherehe received his B.S. and PhD degrees, both in Physics from 2000 to 2009. From2009 to 2011, he worked as a postdoctoral researcher in Prof. Xiangfeng Duan’sgroup at the Department of Chemistry and Biochemistry, University of CaliforniaLos Angeles. His research focused on the high performance transistor based onlow dimensional materials, and high-speed radio frequency devices. Lei has published nearly 70scientific papers such as Nature, PNAS, Nano Lett., Adv. Mater., etc., andholds several patents. Lei also has received same awards, including HubeiProvince Natural Science 1st award (2012), NSFC Young Award (2012), andScopus Young award (2011).

Title:Interface Engineering for High-Performance Top-Gated MoS2 Field Effect Transistors
SymposiumA04 Optoelectronics
Starting Time
Ending Time
Abstract

In recent years, due to the intriguing electrical and optical characteristics, two dimensionallayered transition metal dichalcogenides such as MoS2 have attracted tremendous research attention. In a distinct contrast to the band gap issue of graphene, MoS2 is semiconducting with a satisfied thickness-dependent bandgap of 1.2 to 1.8 eV, which can enable lots off ascinating device applications. However, until now, majority of the efforts have been focused on the integration of MoS2 devices in the back- or dual-gated geometry due to the difficulty of compactand conformal top-gated dielectric deposition directly onto the 2-D channel for the realization of high-performance top-gated FETs. In this regard, interfaceor dielectric engineering is an important step towards the practic alimplementation of MoS2 devices with the optimized performance.

In this work, we explore the case of interface engineering further by utilizing anultrathin metal oxide (MgO, Al2O3 and Y2O3)buffer layer inserted between the ALD-HfO2 and MoS2 channel in order to achieve conformal HfO2/MoS2 interfaces. Utilizing the above interface engineering of MoS2/Y2O3/HfO2 stack, HfO2 dielectric thickness is furtherreduced down to 9 nm. Exploiting these enhanced gate stack dielectrics, we attain the highest saturation current (526 μA/μmat 0.4 μm channel length) of any MoS2 transistor reported to date, which is comparable to the same scaled state-of-the-art Si MOSFETs. At the same time, these devices also exhibit near-ideal sub-threshold slope (SS = 65 mV/decade). Furthermore, theversatility of this interface engineering technique is further illustrated with the construction of high-performance MoS2 integrated circuits such as inverters with a large voltage gain of 16, making them attractive for the incorporation into digital components.

 

Main Organizer

CGIA supports members to focus on application and industry chain, to keep pace with market development, to guarantee industry interests by involving in policy making and establishing standards, and to build long-term cooperation with up-down stream enterprises all over the world.

Contact
+86-18657108128
+86-10-62771936

E-mail: meeting@c-gia.org

Abstract: Minyang Lu

Sponsor: Wenyang Yang

Media: Liping Wang

Follow us on WeChat
Copyright © GRAPCHINA 京ICP备10026874号-24     京公网安备 11010802030754号
share to:

Operated by:China Innovation Alliance of the Graphene Industry